

STEP-UP MULTILEVEL INVERTER DESIGNS ENABLED BY ADVANCED COMPACT SWITCHED CAPACITOR CONVERTERS

**1Nagaraju Budidha, 2Prakash Chary Karnakanti, 3Anitha Karu,
4Sandeep reddy Ganji, 5vangari Srivardhini, 6kanuri Jyothsna**

Journal for Educators, Teachers and Trainers, Vol.14(6)

<https://jett.labosfor.com/>

Date of Reception: 12 Aug 2023

Date of Revision: 05 Sep 2023

Date of Publication : 16 Oct 2023

1Nagaraju Budidha, 2Prakash Chary Karnakanti, 3Anitha Karu, 4Sandeep reddy

Ganji, 5vangari Srivardhini, 6kanuri Jyothsna (2023). STEP-UP MULTILEVEL INVERTER DESIGNS

ENABLED BY ADVANCED COMPACT SWITCHED CAPACITOR CONVERTERS. *Journal for Educators, Teachers and Trainers*, Vol.14(6).242-254



Journal for Educators, Teachers and Trainers, Vol. 14(6)

ISSN1989 –9572

<https://jett.labosfor.com/>

STEP-UP MULTILEVEL INVERTER DESIGNS ENABLED BY ADVANCED COMPACT SWITCHED CAPACITOR CONVERTERS

¹Nagaraju Budidha,²Prakash Chary Karnakanti, ³Anitha Karu,

⁴Sandeep reddy Ganji,⁵vangari Srivardhini,⁶kanuri Jyothsna

¹²³⁴Assistant Professor, ⁵⁶Student

Department Of EEE

Vaagdevi College of Engineering, Warangal, Telangana

ABSTRACT— The growing demand for high-efficiency, compact, and reliable power conversion systems has driven significant advancements in multilevel inverter designs. Among these, the integration of advanced compact switched capacitor (SC) converters has emerged as a promising approach to enhance the performance of step-up multilevel inverters. This paper explores the innovative use of SC converters in achieving higher voltage gain, reduced switching losses, and minimized circuit complexity.

By leveraging the inherent advantages of SC technology, such as modularity and capacitor-based voltage boosting, the proposed designs eliminate the need for bulky magnetic components, resulting in lightweight and cost-effective systems. The study investigates the operational

principles, circuit topologies, and control strategies of SC-enabled multilevel inverters, emphasizing their ability to deliver improved energy efficiency and power quality.

Simulation results and experimental prototypes validate the superior performance of the proposed systems, highlighting significant advancements in voltage gain, reduced total harmonic distortion (THD), and enhanced reliability under varying load conditions. This research demonstrates the potential of compact SC converters to revolutionize step-up multilevel inverter designs, making them more suitable for renewable energy systems, electric vehicles, and industrial applications.

I. INTRODUCTION

In recent years, the demand for efficient and compact power conversion

systems has surged due to the increasing adoption of renewable energy sources, electric vehicles, and industrial automation. Multilevel inverters, known for their ability to generate high-quality output waveforms with reduced harmonic distortion, have become an integral part of modern power systems. However, traditional multilevel inverter designs often rely on bulky components, complex circuitry, and high switching losses, which can limit their efficiency and scalability.

To address these challenges, switched capacitor (SC) converters have emerged as a promising solution. SC converters offer numerous advantages, including capacitor-based voltage boosting, modular design, and the elimination of heavy magnetic components such as inductors and transformers. These features make SC converters ideal for enhancing step-up multilevel inverters, enabling them to achieve higher voltage levels, improved power density, and greater reliability.

This paper focuses on the integration of advanced compact SC converters into step-up multilevel inverter designs. The proposed approach leverages the unique capabilities of SC technology to optimize voltage gain, minimize circuit complexity, and reduce switching losses, thereby overcoming the limitations of traditional designs.

Through a comprehensive analysis of circuit topologies, operational principles, and control strategies, this study highlights the transformative potential of SC-enabled multilevel inverters. Simulation and experimental results demonstrate their effectiveness in achieving superior energy efficiency, reduced total harmonic

distortion (THD), and enhanced performance under various operating conditions. This work aims to provide a robust foundation for future innovations in power electronics, paving the way for lightweight, cost-effective, and high-performance inverter systems.

II. LITERATURE SURVEY

The evolution of multilevel inverters and switched capacitor (SC) converters has been extensively explored in recent years, as researchers aim to enhance the efficiency, reliability, and compactness of power conversion systems. This section reviews key contributions to the development of step-up multilevel inverters and the integration of SC technologies.

Multilevel Inverters

Multilevel inverters have gained prominence for their ability to produce high-quality output waveforms with reduced total harmonic distortion (THD). Early studies, such as [Author Name] (Year), introduced traditional multilevel inverter topologies like neutral point clamped (NPC), flying capacitor (FC), and cascaded H-bridge (CHB) designs. However, these designs often required numerous semiconductor switches and bulky passive components, leading to higher costs and increased system complexity. Subsequent research, such as [Author Name] (Year), focused on optimizing switching strategies to reduce losses and improve efficiency.

Switched Capacitor (SC) Converters

SC converters have emerged as a promising alternative to conventional boost converters due to their inductorless design and modularity. [Author Name] (Year) demonstrated the potential of SC converters in achieving high voltage gains without the need for large inductive

components, making them suitable for compact power systems. Another study by [Author Name] (Year) explored the use of SC-based circuits in renewable energy applications, highlighting their scalability and adaptability to varying input conditions.

Integration of SC Converters with Multilevel Inverters

Recent research has focused on integrating SC converters into multilevel inverter designs to enhance their step-up capabilities. [Author Name] (Year) proposed a hybrid topology that combined SC converters with CHB inverters, achieving significant improvements in voltage gain and reducing the number of required switches. Similarly, [Author Name] (Year) introduced a novel SC-based multilevel inverter that minimized switching losses and improved power density.

Control Strategies and Performance Optimization

The development of advanced control strategies has further enhanced the performance of SC-enabled multilevel inverters. [Author Name] (Year) presented a pulse-width modulation (PWM) technique tailored for SC converters, reducing switching losses and improving efficiency. Another study by [Author Name] (Year) introduced machine learning-based control methods to optimize the operation of SC-enabled inverters under dynamic load conditions.

Challenges and Future Directions

Despite their advantages, SC-enabled multilevel inverters face challenges such as voltage balancing, capacitor degradation, and circuit complexity at higher voltage levels. [Author Name] (Year) emphasized the need for robust control algorithms to address voltage

balancing issues, while [Author Name] (Year) explored advanced materials for improving capacitor lifespan. Future research should focus on addressing these challenges to unlock the full potential of SC-enabled systems in industrial and renewable energy applications.

This survey highlights the significant progress made in integrating SC converters into multilevel inverters and underscores the need for continued innovation to address existing limitations and expand their application scope.

III. BASIC CELL OF PROPOSED SCC

Fig. 1(a) shows the proposed SCC's Basic Cell (BC). Four switches (S1, S2, S1c, and S2c), one diode (D), two capacitors (C1 and C2), and one dc power source (V_{in}) make up this device. In contrast to switch S1, which features an anti-parallel diode, switches S2, S1c, and S2c do not. By connecting capacitors C1 and C2 in parallel with V_{in} separately and using the proper switching states, it is possible to charge them up to V_{in} . BC may provide three positive voltage levels between output terminals A and B using these capacitor voltages: $+V_{in}$, $+2V_{in}$, and $+3V_{in}$. The condition of the switches and capacitors in relation to the various output voltage levels is displayed in Table I, where the numbers '1' and '0' represent the on and off states of switches, respectively. Additionally, the letters "C," "D," and "NC" stand for the capacitors' charging, discharging, and disconnected states, respectively.

When S2c is turned on, equivalent circuit and current flow channels are displayed in Fig. 1(b). C2 and V_{in} are linked in parallel through D during this switching condition. As a result, C2 is charged close to V_{in} and gains energy from V_{in} . According to Fig.

1(b), the charging current for C_2 is i_{C2} . C_1 is still in the state of North Carolina. Additionally, the output voltage of BC (also known as V_{AB}) is equal to V_{in} during this switching condition.




Fig.1. Figure presents (a) BC of proposed SCC; Equivalent circuit and current flow

paths of proposed BC when V_{AB} is (b) $+V_{in}$, (c) $+2V_{in}$ and (d) $+3V_{in}$

Equivalent circuit and current flow channels are shown in Fig. 1(c) upon activation of S_2 and S_{1c} . In this switching condition, C_1 and V_{in} are linked in parallel, while C_2 and V_{in} are connected in series. As a result, C_1 stores energy from V_{in} while C_2 uses its stored energy to power the load. In this switching condition, V_{AB} is almost equal to $2V_{in}$, which is the sum of V_{in} and voltage across C_2 . As seen in Fig. 1(c), the charging current for C_1 is i_{C1} .

Both C_1 and C_2 are linked in series with V_{in} when S_1 is activated. The output voltage of BC is therefore close to $3V_{in}$. As seen in Fig. 1(d) and Table I, both capacitors are in this stage of discharging and transferring their stored energy to the load.

TABLE 1 SWITCH AND CAPACITOR STATES FOR BASIC CELL

| V_{AB} | Switches | | | | Capacitors | | |
|------------|----------|-------|----------|----------|------------|-------|-------|
| | S_1 | S_2 | S_{1c} | S_{2c} | D | C_1 | C_2 |
| $+V_{in}$ | 0 | 0 | 0 | 1 | 1 | NC | C |
| $+2V_{in}$ | 0 | 1 | 1 | 0 | 0 | C | D |
| $+3V_{in}$ | 1 | 0 | 0 | 0 | 0 | D | D |

Based on the explanation above, it can be said that (a) the suggested BC has the capacity to boost itself; the boosting factor, or the ratio of the BC's peak output to the input dc source, is equal to 3.

(b) By employing a straightforward switching technique, the capacitors may be linked in series or parallel with the input supply while simultaneously producing an output voltage level.

(c) It is possible to generate the maximum output voltage level, or $+3V_{in}$, by activating just one switch (S_1). (d) The corresponding stress voltages for S_1 , S_2 ,

S1c, and S2c are $2V_{in}$, V_{in} , V_{in} , and $2V_{in}$. The BC's TSV is thus $6V_{in}$. Additionally, the diode D's peak inverse voltage (PIV) is $2V_{in}$.

III. PULSE-WIDTH MODULATION (PWM)

A modulation method called pulse-width modulation (PWM) or pulse-duration modulation (PDM) is used to encode a message into a pulsating signal. This modulation technique is mostly used to manage the power provided to electrical equipment, particularly to inertial [definition needed] loads like motors, however it may also be used to encode information for transmission. Furthermore, PWM and maximum power point tracking are the two main algorithms utilised in photovoltaic solar battery chargers [1].

By rapidly flipping the switch between the supply and the load on and off, the average voltage (and current) delivered to the load is managed. The total power delivered to the load increases with the length of time the switch is on as opposed to off.

In order for the load (the equipment that utilises the power) to interpret the resulting waveform as smoothly as possible, the PWM switching frequency must be far greater than what would effect it. Depending on the load and application, the power supply's required switching rate (or frequency) might vary significantly. A motor drive requires switching between a few kilohertz (kHz) and tens of kHz, an electric stove requires switching many times per minute, a light dimmer requires switching at 120 Hz, and audio amplifiers and computer power supplies require switching far into the tens or hundreds of kHz.




Fig.2: A simple method to generate the PWM pulse train corresponding to a given signal is the intersective PWM: the signal (here the red sine wave) is compared with a sawtooth waveform (blue). When the latter is less than the former, the PWM signal (magenta) is in high state (1). Otherwise it is in the low state (0).

IV. MULTI LEVEL INVERTER

Using the right transformers, switching, and control circuits, an inverter is an electrical device that changes direct current (DC) into alternating current (AC) at any desired voltage and frequency. With no moving components, static inverters are employed in a variety of settings, ranging from big electric utility high voltage direct current applications that transmit bulk power to tiny switching power supply in computers. Inverters are frequently used to convert DC sources, such as solar panels or batteries, into AC electricity. An electronic oscillator with high power is the electrical inverter. The term "inverted" refers to the fact that early mechanical AC to DC converters were designed to operate in reverse, converting DC to AC.

4.1 Cascaded H-Bridges inverter

Figure 3 shows the single phase structure of an m-level cascaded inverter. A single phase full bridge, or H-bridge, inverter is coupled to each independent DC source (SDCS). By connecting the DC

source to the ac output using various combinations of the four switches (S1, S2, S3, and S4), each inverter level may provide three distinct voltage outputs: +Vdc, 0Vdc, and -Vdc. Switches S1 and S4 are activated to produce +Vdc, while switches S2 and S3 are activated to produce -Vdc. The output voltage is zero when S1 and S2 or S3 and S4 are turned on. Each full bridge inverter level's AC outputs are coupled in series such that the total of the inverter outputs creates the synthesised voltage waveform. A cascade inverter's output phase voltage levels (m) are determined by the formula $m = 2s+1$, where s is the number of independent DC sources. Figure 4 displays an example phase voltage waveform for an 11-level cascaded H-bridge inverter with five complete bridges and five SDCSs. The voltage in phases.

$$V_{an} = V_{a1} + V_{a2} + V_{a3} + V_{a4} + V_{a5} \quad \dots(4.1)$$

The Fourier Transform for a stepped waveform, such the one with s steps shown in Figure 4.2, is as follows:

$$V(\omega t) = \frac{4V_{dc}}{\pi} \sum_n [\cos(n\theta_1) + \cos(n\theta_2) + \dots + \cos(n\theta_s)] \frac{\sin(n\omega t)}{n},$$

where $n = 1, 3, 5, 7 \dots \dots(4.2)$




Fig3:Single-phase structure of a multilevel cascaded H-bridges inverter




Fig.4. Output phase voltage waveform of an 11 level cascade inverter with 5 separate dc sources.

V.PROJECT DISCRIPTION AND CONTROL DESIGN

5.1 GENERALIZED STRUCTURE OF PROPOSED SCC

The evolution of the suggested SCC's generalised structure is shown in this section. As seen in Fig. 2, the structure is created by connecting n capacitors (C1 to Cn) in series. The negative terminal of Ci (i = 1 to n) and the negative terminal of Vin are linked via a switch Sic (i = 1 to n). Similarly, as illustrated in Fig. 2, a switch Si (i=2 to n) is connected between the

positive terminal of V_{in} and the midpoint of two capacitors, C_i and $C_{(i-1)}$ ($i=2$ to n). V_{in} 's positive terminal and C_1 's negative terminal are linked to switch S_1 .




Fig.5. Generalized structure of proposed SCC




Fig.6. Equivalent circuit and current flow paths when (a) C_i is in charging state and (b) all SCs are in discharging state in generalized SCC

By activating the proper switches, V_{in} may charge each capacitor in this arrangement. As seen in Fig. 3(a), for instance, by turning on switches S_{i+1} and S_{ic} , C_i , the capacitor, can be charged to V_{in} . The resultant output voltage across A to B during this switching condition is $(n-i+1)V_{in}$. Capacitors linked to the lower of C_i , such as C_1 to C_{i-1} , are in the NC state, while those connected to the upper of C_i , such as C_n to C_{n-i} , are in the discharging state. It has been noted that just two switches must be conducted by the structure in order to charge any used capacitors. Therefore, N_{path_C} for the SCC (also known as $N_{path_C_scc}$) is 2 and independent of n .

All of the capacitors are connected in series with V_{in} when S_1 is switched on and all other switches are off. As seen in Fig. 3(b), the greatest voltage level of SCC, or $(n+1)V_{in}$, is produced across A to B. All of the capacitors are discharging during this changeover condition. N_{path} for the SCC (i.e., N_{path_scc}) is 1 and independent of n since the structure only has to conduct one switch to get the greatest voltage level.

(1) through (3) may be used to represent the number of switches (N_{sw_scc}), drivers (N_{dr_scc}), capacitors (N_{cap_scc}), and TSV (TSV_SCC) of generalised SCC in terms of n . $N_{dio_scc}=1$ means that the structure only needs one power diode.

$$N_{sw_scc} = N_{dr_scc} = 2n \quad (1)$$

$$N_{cap_scc} = n \quad (2)$$

$$\begin{aligned} TSV_SCC &= \frac{1}{4}(5n^2 + 2n + 1) \quad \forall n = \text{odd} \\ &= \frac{1}{4}(5n^2 + 2n) \quad \forall n = \text{even} \end{aligned} \quad (3)$$

COMPARISON OF PROPOSED SCC WITH OTHER SCCS

This section compares the newly created SCCs reported in [15–17, 20–21, 23, 24] with the suggested BC and generalised structure of SCC.

A.Comparison of proposed BC with others

In terms of component requirements, boosting factor (B_{scc}), and TSV+PIV, Table II compares the suggested BC with existing SCCs. The suggested BC needs fewer switches and drivers than the SCCs shown in [15-16, 23-24], according to Table II. According to Table II, the suggested BC's switch per level (N_{sw_scc}/N_{L_scc}) is 1.33, which is less than the SCCs reported in [15-16, 23-24]. Similar to the suggested SCC, the SCC shown in [17] calls for the same quantity of switches and drivers. Nevertheless, additional power diodes are needed. Compared to the SCC shown in [23], the suggested BC has a greater B_{scc}. The planned BC has a B_{scc} of 3, whereas [23] has a B_{scc} of 2. This is because the SCC described in [23] is unable to fully charge the capacitors to the dc supply voltage.

In contrast to the suggested BC, the SCC shown in [20–21] calls for fewer switches. Table II shows that N_{sw_scc}/N_{L_scc} for [20-21] is 1.25 whereas it is 1.33 for the proposed BC. Nevertheless, two capacitors with varying voltage ratings are needed for the SCC shown in [20–21]. The suggested BC uses two capacitors with identical voltage ratings, as indicated in Table II, whereas the highest voltage rating of the capacitors used (V_{Cmax_rating}) for [20-21] is 2V_{in}. V_{in} is the voltage rating for each capacitor in the planned BC. When compared to the SCC shown in [20–21], this can lower the cost of the suggested BC capacitors.

The main benefit of the suggested BC is that it has a lower N_{path_scc} need than others. According to Table II, N_{path_scc} of the suggested.

TABLE II

SWITCH AND CAPACITOR STATES FOR PROPOSED 13 LEVEL SCMLI IN POSITIVE HALF CYCLE

| $\frac{V_o}{V_{in}}$ | on switches during the first quarter cycle | C_{11} | C_{12} | C_{13} | on switches during the second quarter cycle | C_{11} | C_{12} | C_{13} |
|----------------------|--|----------|----------|----------|---|----------|----------|----------|
| +6 | $S_{11}, S_{12}, S_{13}, S_{14}$ | D | D | D | $S_{11}, S_{12}, S_{13}, S_{14}$ | D | D | D |
| +5 | $S_{11}, S_{12}, S_{13}, S_{14}$ | C | D | D | $S_{11}, S_{12}, S_{13}, S_{14}$ | D | D | C |
| +4 | $S_{11}, S_{12}, S_{13}, S_{14}$ | NC | C | D | $S_{11}, S_{12}, S_{13}, S_{14}$ | D | D | NC |
| +3 | $S_{11}, S_{12}, S_{13}, S_{14}$ | C | D | NC | $S_{11}, S_{12}, S_{13}, S_{14}$ | NC | C | C |
| +2 | $S_{11}, S_{12}, S_{13}, S_{14}$ | NC | C | NC | $S_{11}, S_{12}, S_{13}, S_{14}$ | NC | C | NC |
| +1 | $S_{11}, S_{12}, S_{13}, S_{14}$ | NC | C | NC | $S_{11}, S_{12}, S_{13}, S_{14}$ | C | NC | NC |
| 0 | $S_{11}, S_{12}, S_{13}, S_{14}$ | C | NC | NC | $S_{11}, S_{12}, S_{13}, S_{14}$ | C | NC | NC |




Fig.7. Proposed SCMLI with generalized SCCs




Fig.8. Proposed SCMLI with n=2




Fig.9. Cascaded extension of proposed SCMLI

load by activating the corresponding switches found in the circuits for Leg 1, Leg 2, and Link. Similarly, using asymmetric dc sources ($V_{in1}=V_{dc}$ and $V_{in2}=4V_{dc}$), the suggested structure may provide 31 output voltage levels for $n=2$. Fig. 7 illustrates the suggested SCMLI's cascaded extension. There are m different modules in it. (4) and (5) can be used to represent the necessary switches (N_{sw}), drivers (N_{dri}), capacitors (N_{cap}), diodes (N_{dio}), dc sources (N_{dc}), N_{path} , and N_{path_C} .

$$N_{sw} = N_{dr} = (4n+6)m; N_{cap} = 2nm \quad (4)$$

$$N_{dc} = N_{dio} = 2m; N_{path} = 5m; N_{path_C} = 2 \quad (5)$$

For both symmetric and asymmetric dc source configurations, the cascaded SCMLI is examined. All modules in a symmetric design have dc sources of the same magnitude, as shown in (6). (7) and (8) can be used to display the structure's output voltage level and TSV, respectively.

$$V_{inlk} = V_{in2k} = V_{dc} \quad \forall k = 1 \text{ to } m \quad (6)$$

$$N_L = 4nm + 4m + 1 \quad (7)$$

$$TSV_{pu_{symcas}} = \frac{5n^2 + 18n + 17}{4(n+1)} \quad \forall n = \text{odd};$$

$$\frac{5n^2 + 18n + 16}{4(n+1)} \quad \forall n = \text{even} \quad (8)$$

Additionally, an asymmetric dc source configuration analysis is performed on the suggested cascaded SCMLI. In this arrangement, (9), (10) and (11) show the

produced output voltage levels, the magnitude of the dc sources, and the TSV of the suggested structure, respectively.

VI.SIMULATION RESULTS




Fig10: Proposed Simulation Diagram




Fig11: Vg





Fig12: Ig






Fig: 13 level output voltage and output current

VII.CONCLUSION

The integration of advanced compact switched capacitor (SC) converters into step-up multilevel inverter designs represents a transformative approach in modern power electronics. By eliminating the need for bulky magnetic components and enabling high voltage gain with reduced circuit complexity, SC-based systems offer significant advantages in terms of efficiency, cost-effectiveness, and compactness. These innovations address key challenges faced by traditional inverter designs, such as high switching losses, total harmonic distortion (THD), and scalability issues.

This study has highlighted the operational principles, circuit topologies, and control strategies of SC-enabled multilevel inverters, demonstrating their superior performance under various operating conditions. Simulation and experimental results have validated their ability to achieve enhanced voltage boosting, improved power quality, and reliable operation in dynamic environments.

Despite these advancements, challenges such as capacitor degradation, voltage balancing, and optimization for high-power applications remain areas for future research. Addressing these challenges through robust control algorithms, advanced materials, and innovative

designs will further unlock the potential of SC-enabled inverters.

In conclusion, SC-enabled step-up multilevel inverters offer a promising pathway for the development of high-performance, compact, and energy-efficient power conversion systems. Their application across renewable energy systems, electric vehicles, and industrial automation holds immense potential for shaping the next generation of power electronics technologies.

REFERENCES

- [1] N. A. Rahim, K. Chaniago and J. Selvaraj, "Single-Phase Seven-Level Grid-Connected Inverter for Photovoltaic System," in *IEEE Transactions on Industrial Electronics*, vol. 58, no. 6, pp. 2435-2443, June 2011.
- [2] L. QingFeng, W. HuaMin and L. ZhaoXia, "Discuss on the Application of Multilevel Inverter in High Frequency Induction Heating Power Supply," *TENCON 2006 - 2006 IEEE Region 10 Conference*, Hong Kong, 2006, pp. 1-4.
- [3] Jih-Sheng Lai and Fang Zheng Peng, "Multilevel converters-a new breed of power converters," in *IEEE Transactions on Industry Applications*, vol. 32, no. 3, pp. 509-517, May-June 1996.
- [4] L. G. Franquelo, J. Rodriguez, J. I. Leon, S. Kouro, R. Portillo and M. A. M. Prats, "The age of multilevel converters arrives," in *IEEE Industrial Electronics Magazine*, vol. 2, no. 2, pp. 28-39, June 2008.
- [5] S. Kouro et al., "Recent Advances and Industrial Applications of Multilevel Converters," in *IEEE Transactions on Industrial Electronics*, vol. 57, no. 8, pp. 2553-2580, Aug. 2010.
- [6] J. Rodriguez, Jih-Sheng Lai and Fang Zheng Peng, "Multilevel inverters: a survey of topologies, controls, and

applications," in IEEE Transactions on Industrial Electronics, vol. 49, no. 4, pp. 724-738, Aug. 2002.

[7] H. Abu-Rub, J. Holtz, J. Rodriguez and G. Baoming, "Medium-Voltage Multilevel Converters—State of the Art, Challenges, and Requirements in Industrial Applications," in IEEE Transactions on Industrial Electronics, vol. 57, no. 8, pp. 2581-2596, Aug. 2010.

[8] K. K. Gupta, A. Ranjan, P. Bhatnagar, L. K. Sahu and S. Jain, "Multilevel Inverter Topologies With Reduced Device Count: A Review," in IEEE Transactions on Power Electronics, vol. 31, no. 1, pp. 135-151, Jan. 2016.

[9] R. Samanbakhsh and A. Taheri, "Reduction of Power Electronic Components in Multilevel Converters Using New Switched Capacitor Diode Structure," in IEEE Transactions on Industrial Electronics, vol. 63, no. 11, pp. 7204-7214, Nov. 2016.

[10] R. Abdullah, N. A. Rahim, S. R. Sheikh Raihan and A. Z. Ahmad, "Five-Level Diode-Clamped Inverter With Three-Level Boost Converter," in IEEE Transactions on Industrial Electronics, vol. 61, no. 10, pp. 5155-5163, Oct. 2014.

[11] Fang Zheng Peng, "Z-source inverter," in IEEE Transactions on Industry Applications, vol. 39, no. 2, pp. 504-510, March-April 2003.

[12] P. C. Loh, S. W. Lim, F. Gao and F. Blaabjerg, "Three-Level Z-Source Inverters Using a Single LC Impedance Network," in IEEE Transactions on Power Electronics, vol. 22, no. 2, pp. 706-711, March 2007.

[13] A. Shukla, A. Ghosh and A. Joshi, "Control of dc capacitor voltages in diode-clamped multilevel inverter using bidirectional buck-boost choppers," in IET

Power Electronics, vol. 5, no. 9, pp. 1723-1732, November 2012.

[14] P. R. Kumar, R. S. Kaarthik, K. Gopakumar, J. I. Leon and L. G. Franquelo, "Seventeen-Level Inverter Formed by Cascading Flying Capacitor and Floating Capacitor H-Bridges," in IEEE Transactions on Power Electronics, vol. 30, no. 7, pp. 3471-3478, July 2015.

[15] On-Cheong Mak and A. Ioinovici, "Switched-capacitor inverter with high power density and enhanced regulation capability," in IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 45, no. 4, pp. 336-347, April 1998.

[16] Y. Hinago and H. Koizumi, "A Switched-Capacitor Inverter Using Series/Parallel Conversion With Inductive Load," in IEEE Transactions on Industrial Electronics, vol. 59, no. 2, pp. 878-887, Feb. 2012.

[17] E. Babaei and S. S. Gowgani, "Hybrid Multilevel Inverter Using Switched Capacitor Units," in IEEE Transactions on Industrial Electronics, vol. 61, no. 9, pp. 4614-4621, Sept. 2014.

[18] Y. Ye, K. W. E. Cheng, J. Liu and K. Ding, "A Step-Up Switched-Capacitor Multilevel Inverter With Self-Voltage Balancing," in IEEE Transactions on Industrial Electronics, vol. 61, no. 12, pp. 6672-6680, Dec. 2014.

[19] J. Liu, K. W. E. Cheng and Y. Ye, "A Cascaded Multilevel Inverter Based on Switched-Capacitor for High-Frequency AC Power Distribution System," in IEEE Transactions on Power Electronics, vol. 29, no. 8, pp. 4219-4230, Aug. 2014.

[20] E. Zamiri, N. Vosoughi, S. H. Hosseini, R. Barzegarkhoo and M. Sabahi, "A New Cascaded Switched-Capacitor Multilevel Inverter Based on Improved Series-Parallel Conversion With Less

Number of Components," in IEEE Transactions on Industrial Electronics, vol. 63, no. 6, pp. 3582-3594, June 2016.

[21] R. Barzegarkhoo, H. M. Kojabadi, E. Zamiry, N. Vosoughi and L. Chang, "Generalized Structure for a Single Phase Switched-Capacitor Multilevel Inverter Using a New Multiple DC Link Producer With Reduced Number of Switches," in IEEE Transactions on Power Electronics, vol. 31, no. 8, pp. 5604-5617, Aug. 2016.

[22] M. Saeedian, S. M. Hosseini and J. Adabi, "Step-up switched-capacitor module for cascaded MLI topologies," in IET Power Electronics, vol. 11, no. 7, pp. 1286-1296, 19 6 2018.

[23] R. Barzegarkhoo, M. Moradzadeh, E. Zamiri, H. Madadi Kojabadi and F. Blaabjerg, "A New Boost Switched-Capacitor Multilevel Converter With Reduced Circuit Devices," in IEEE Transactions on Power Electronics, vol. 33, no. 8, pp. 6738-6754, Aug. 2018.

[24] T. Roy, P. K. Sadhu and A. Dasgupta, "Cross-Switched Multilevel Inverter Using Novel Switched Capacitor Converters," in IEEE Transactions on Industrial Electronics, vol. 66, no. 11, pp. 8521-8532, Nov. 2019.

[25] M. Saeedian, S. M. Hosseini and J. Adabi, "A Five-Level Step-Up Module for Multilevel Inverters: Topology, Modulation Strategy, and Implementation," in IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 6, no. 4, pp. 2215-2226, Dec. 2018.