View of Energy-Efficient Dual-Edge Flip-Flop Design Using Single-Transistor Clocked Buffer in 22nm FD-SOI CMOS

Return to Article Details Energy-Efficient Dual-Edge Flip-Flop Design Using Single-Transistor Clocked Buffer in 22nm FD-SOI CMOS Download Download PDF