View of VLSI Architecture for Turbo Decoder using MAP Algorithm for Enhanced Error Correction in Communication Systems

Return to Article Details VLSI Architecture for Turbo Decoder using MAP Algorithm for Enhanced Error Correction in Communication Systems Download Download PDF